

30V, 3A 680K Synchronous Buck Converter

FEATURES

- Up to 95% Efficiency
- Input Voltage Range: 4.0V to 30V
- Continuous Output Current: 3A
- 680K switching frequency
- Reference Voltage: 0.925V ±2% @25°C
- Maximum Duty Cycle: 98%
- Integrated MOSFET:120/90mΩ
- Low Quiescent Current: 400μA
- Low Shutdown Current: 3μA
- Optional Operation Modes at Light-Load
- Over Current Protection
- Short Protection with Hiccup-Mode
- Internal Soft Startup
- Thermal Shutdown Protection
- Constant-On-Time Control scheme

DESCRIPTIONS

The DP31233A is a low EMI signature, Asynchronous, step-down, COT mode converter with internal High-Side power MOSFETs. It offers a very compact solution to provide 3A continuous current over a wide input supply range, with excellent load and line regulation. DP31233A achieves low EMI signature with well controlled switching edges. Fault condition protection includes programmable -output over-voltage protection, and thermal shutdown. package.

Switching frequency is internally. switching frequency is 680KHZ, allowing the use of small surface mount inductors and capacitors. Low output voltages are easily supported with the 0.925V feedback reference voltage.

The DP31233A requires a minimal number of readily available, external components and is available in a ESOP8 package.


APPLICATIONS

- Automotive Entertainment
- Wireless and DSL Modems
- Computer Entertainment
- IoT Applications
- Portable Instruments

ORDERING INFORMATION

Part Number	Description
ESOP8	Pb free in T&R, 3000 Pcs/Reel


TYPICAL APPLICATION CIRCUIT



PRODUCT DESCRIPTION



> Pin Arrangement




> Pin Configuration

ESOP8	Pin Name	Description
1	BST	Supply input for the high-side NFET gate drive circuit. Connect a
		0.1μF capacitor between VBST and SW pins.
2	IN	Power supply voltage input
3	SW	Switch pin connected to the internal FET switches and inductor terminal. Connect the inductor of the output filter to this pin.
4	GND	Ground Pin
5	FB	Feedback pin for the internal control loop. Connect this pin to an external feedback divider.
6	NC	No Connection Pin.
7	EN	Chip Enable Pin. Drive EN above 1.5V to turn on the part. Drive EN below 0.4V to turn it off. Do not leave EN floating
8	NC	No Connection Pin.
9	EP	Exposed Pad



> Marking Information



DP31233 for product name:

YYY refers to the following table description, represents different packaging and special functions

XXXX The first X represents the last year,2020 is 0;The second X represents the month,inA-L 12 letters;The third and fourth X on behalf of the date,01-31said;

Marking	Model	Description
31233A	DP31233ASO	DP31233ASO Buck, 4.0V~30V, 3A, 680KHZ, VFB 0.925V, DCM , ESOP8



> Absolute Maximum Ratings

PARAMETER	Min	Max	Unit
VIN Voltage	-0.3	33	V
EN Voltage	-0.3	33	V
SW Voltage(DC)	-0.3	33	V
SW Voltage(AC less than 10ns while Switching)	-5	36	V
FB Voltage	-0.3	6.5	V
BS Voltage(vs SW)	-0.3	5	V
Operating junction temperature,TJ	-40	150	°C
Storage temperature, Tstg	-65	150	°C
Lead Temperature (Soldering, 10sec.)	,(C	260	°C

Over operating temperature range (unless otherwise noted)(1)

Note:(1)Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal

Recommended Operating Conditions

PARAMETER	Min	Max	Unit
VIN Voltage(V _{IN})	4.0	30	V
Output current	0	3	Α
TJ CT	-40	125	°C

Note: (1)All limits specified at room temperature (TA = 25°C) unless otherwise specified. All room temperature limits are 100% production tested. All limits at temperature extremes are ensured through correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).



ESD Ratings

PARAMETER	Description	Value	Unit
НВМ	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
CDM	Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±200	V

Note: (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

> Thermal Information


THERMAL METRIC	Description	ESOP8	Unit
$R_{\theta JA}$	Junction-to-ambient thermal resistance(1)(2)	48.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	52.4	°C/W
R _{θJB}	Junction-to-board(Bottom) thermal resistance	25.5	°C/W
ψл	Junction-to-top characterization parameter	8.4	°C/W
Ψյв	Junction-to-board characterization parameter	25.2	°C/W

Note (1): The package thermal impedance is calculated in accordance to JESD 51-7.

Note (2): Thermal Resistances were simulated on a 4-layer, JEDEC board



BLOCK DIAGRAM






ELECTRICAL CHARACTERISTICS(Typical at Vin=12V,TJ=25°C, unless otherwise noted.)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Input Voltage	VIN		4		30	V
VIN Quiescent Current	IQ	No-switching, VEN=12V, VFB=VREF*105%, lout=0A		400		uA
Shutdown Current	Ishdn	VEN=0V		3		uA
VIN UVLO Rising Threshold	VUVLO(R)	VIN Rsing		4.0	0	V
VIN UVLO Falling Threshold	VUVLO(F)	VIN Falling	S	3.7)	V
VIN UVLO Hysteresis	VUVLO(HYS)			0.3		V
FB Voltage	VFB	TJ=25℃	0.910	0.925	0.940	V
FB Leakage Current	lfB(LkG)	TJ=25℃	-100	10	100	nA
Switching Frequency	Fsw	FCCM		680		KHZ
Max duty cycle	Dmax				98	%
Mini on Pulse Width	TON(MIN)			85		ns
High-Side Switch Current Limit	IHS(OC)	VIN= 12V, VFB=90%		4		Α
Low-Side Switch Current Limit	ILS(OC)	VIN= 12V, VFB=90%		3.5		Α
High-Side MOS ON-Resistance	R _{DSON(HS)}	lsw=1000mA		120		mΩ
Low-Side MOS ON-Resistance	R _{DSON(LS)}	Isw=1000mA		90		mΩ
SW Leakage Current	SW (LKG)	VEN=0V, VIN=Vsw=24V		1		uA
EN Rising Threshold	VEN(R)	EN Rising	1.5			V
EN Falling Threshold	VEN(F)	EN Falling			0.3	V
EN Hysteresis	VEN(HYS)			0.2		V
EN Leakage Current	l en(lkg)			1		uA
Soft Start	Tss	10%*Vout to 90%*Vout		1		ms
Over-Temperature Protection	TSD			160		°C
Over-Temperature Protection hysteresis	△TsD			30		°C



TYPICAL CHARACTERISTICS


Test Condition: TA = 25°C, VIN=12V, Vout=5V, unless otherwise noted.







30V, 3A 680KHZ Synchronous Buck Converter





FUNCTIONS DESCRIPTION

Feature Description

The DP31233A is a COT mode step down DC/DC converter that provides excellent transient response with no extra external compensation components. This device contains an internal, low resistance, high voltage power MOSFET, Switching frequency is internally. switching frequency is 680KHz

Thermal Shutdown

The internal thermal-shutdown circuitry forces the device to stop switching if the junction temperature exceeds 160 ° C typically. Once the junction temperature falls below the falling threshold, the device returns to normal operation automatically.

Soft Start

The soft-start is implemented to prevent the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (SS) ramping up from 0V to 0.925V. When it is lower than the internal reference (REF), SS overrides REF so the error amplifier uses SS as the reference. When SS is higher than REF, REF regains control. The SS time is internally max to 3ms.

UNDER-VOLTAGE LOCKOUT (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. UVLO protection monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut off. When the voltage is higher than UVLO threshold voltage, the device is enabled again.

Startup AND Shutdown

The If both VIN and EN are higher than their appropriate thresholds, the chip starts. The reference

block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries. Three events can shut down the chip: EN low, VIN low and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. The comp voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

Overcurrent and Short Circuit Protection

The DP31233A has cycle-by-cycle over current limit when the inductor current peak value exceeds the set current limit threshold. Meanwhile, output voltage starts to drop until FB is below the Under-Voltage (UV) threshold. When the output is shorted to the ground, the switching frequency is Hiccup mode and the current limit is reduced to lower the short circuit current. The frequency Hiccup helps prevent inductor current runaway and thermal issue during short circuit. The DP31233A exits the hiccup mode once the over current condition is removed.




APPLICATION INFORMATION

The output stage of Asynchronous buck converter is mainly composed of inductor and capacitors. By switching the internally integrated High Side power MOSFET, the energy is stored and transferred to the load, and the second-order LC filter is formed to smooth the switching node voltage so that the stable output DC voltage is obtained.

Setting Output Voltage

The output voltage is set by FB voltage, which is divided by resistor (R1 & R2) from output node to Ground. That resistor with 1% or higher accuracy is preferred. The output voltage value is set by equation as below.

VOUT=VFB x ((R1+R2)/R2)



Vref is the internal reference voltage of DP31233A, 0.925V.

Table1 Recommend Component Selection Table

VOUT	R1	R2	BS	L1	CIN	COUT	CFF(pF)
(V)	(kΩ)	(kΩ)	(uF)	(uH)	(uF)	(uF)	Opt.
1.2	10	30	0.1	2.2	22	44	Opt.
3.3	25.5	10	0.1	4.7	22	44	Opt.
5	68	15	0.1	4.7	22	44	Opt.

Inductor selection

An inductor is required to supply constant current to the load while being driven by the switched input voltage. The common value of the inductance is between 2.2uH to 10uH. A larger value inductor will result in less current ripple and lower output voltage ripple. However, the larger value inductor will have

larger physical size, higher DC resistance, and/or lower saturation current. A good rule to calculate the inductance is to allow the peak-to-peak ripple current in the inductor to be approximately 30% of the maximum load current. At the same time, it is needed to make sure that the peak inductor current is below the inductor saturation current.

The inductance value can be calculated by:

$$L = \frac{V_{OUT}}{f_s \times \Delta I_L} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Where VOUT is the output voltage, VIN is the input voltage, fs is the switching frequency, and ΔL is the peak-to-peak inductor ripple current.

The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

The choice of which style inductor to use mainly depends on the price vs. size requirements and any EMI constraints.

Under light load conditions below 100mA, larger inductance is recommended for improved efficiency

Input capacitors selection

The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current to the converter. It is recommend to use low ESR capacitors to optimize the performance. Ceramic capacitor is preferred, but tantalum or low-ESR electrolytic capacitors may also meet the requirements. It is better to choose X5R or X7R dielectrics when using ceramic capacitors.

Since the input capacitor (CIN) absorbs the input switching current, a good ripple current rating is required for the capacitor. The RMS current in the input capacitor can be estimated by:

$$I_{CIN} = I_{load} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

The worst-case condition occurs at VIN = $2 \times VOUT$, where:



$$I_{CIN} = \frac{I_{load}}{2}$$

For simplification, choose the input capacitor whose RMS current rating is greater than half of the maximum load current. When electrolytic or tantalum capacitors are used, a small, high quality ceramic capacitor, i.e. $0.1\mu F$, should be placed as close to the IC as possible. When ceramic capacitors are used, make sure that they have enough capacitance to maintain voltage ripple at input. The input voltage ripple caused by capacitance can be estimated by:

$$\Delta V_{IN} = \frac{I_{load}}{f_s \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

CIN is the input capacitance.

Output capacitors selection

The output capacitor (COUT) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_s \times C_{OUT}}\right)$$

Where L is the inductor value, RESR is the equivalent series resistance (ESR) value of the output capacitor and COUT is the output capacitance value. In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly determined by the capacitance. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_8^2 \times L \times C_{OUT}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_e \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The DP31212S/FS can be optimized for a wide range of capacitance and ESR values.

• Feed-Forward Capacitor Selector(CFF)

DP31233A has internal loop compensation, so adding CFF is optional. Specifically, consider whether to add feed-forward capacitors according to the situation.

The use of a feed-forward capacitor (CFF) in the feedback network is to improve the transient response or higher phase margin. To reduce transient ripple, the feed-forward capacitor value can be increased to push the cross frequency to higher region. Although this can improve transient response, it also decreases phase margin and cause more ringing. In the other hand, if more phase margin is desired, the feed-forward capacitor value can be decreased to push the cross frequency to lower region.

the value of feed-forward capacitor (CFF) can be calculated with the following equation:

$$Cff_op \, = \frac{1}{2\pi \, \times \, f} \underbrace{\sqrt{\frac{1}{R1} \times \left(\frac{1}{R1} + \frac{1}{R2}\right)}}$$

Where F_nocff is the cross frequency. the crossing frequency is generally taken as 1/10 to 1/5 of the switching frequency, R1 and R2 are feedback resistors.

• Bootstrap Capacitor Selection

The recommended capacitor is $0.1 \, \mu F$ and rated $16 \, V$ or higher. The bootstrap capacitor is located between the SW pin and the BOOT pin. The bootstrap capacitor must be a high-quality ceramic type with an X7R or X5R grade dielectric for temperature stability.

PCB Layout



30V, 3A 680KHZ Synchronous Buck Converter


PCB layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion efficiency, thermal performance, and minimized EMI.

- **1.** The feedback network, resistor R6 and R7, should be kept close to FB pin. Vout sense path should stay away from noisy nodes, such as SW & BS signals and preferably through a layer on the other side of shielding layer.
- **2.** The input bypass capacitor C5 and C2 must be placed as close as possible to the VIN pin and ground. Grounding for both the input and output capacitors should consist of localized top side planes that connect to the GND pin and PAD. It is a good practice to place a ceramic cap near the VIN pin to



reduce the high frequency injection current.


- **3.** The inductor L should be placed close to the SW pin to reduce magnetic and electrostatic noise.
- **4.** The output capacitor, COUT should be placed close to the junction of L and the diode D. The L, D, and COUT trace should be as short as possible to reduce conducted and radiated noise and increase overall efficiency.
- **5.** The ground connection for C5, C2,C15 and C8, C4,C3,C11 should be as small as possible and connect to system ground plane at only one spot (preferably at the COUT ground point) to minimize injecting noise into system ground plane.
- **6**. Large GND Copper Pour near IC is recommended to minimize the heat of IC.






PACKAGE DIMENSION


ESOP8 (EXPOSED PAD)






TOP VIEW


RECOMMENDED PAD LAYOUT



FRONT VIEW



SIDE VIEW



BOTTOM VIEW

NOTE:

- 1. CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2. PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3. PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5. DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
- 6. DRAWING IS NOT TO SCALE.



DP31233A 30V, 3A 680KHZ Synchronous Buck Converter

REVISION HISTORY

Editions	Revised Date	Redaction person	Revision content
A.0	2023/12/23	PXB	First release



OFFICIAL ANNOUNCEMENT

Division I will ensure the accuracy and reliability of the product specification document, but we reserve the right to independently modify the content of the specification document without prior notice to the customer. Before placing an order, customers should contact us to obtain the latest relevant information and verify that this information is complete and up-to-date. All product sales are subject to the sales terms and conditions provided by our company at the time of order confirmation.

Division I will periodically update the content of this document. Actual product parameters may vary due to differences in models or other factors. This document does not serve as any express or implied guarantee or authorization.

The product specification does not include any authorization for the intellectual property owned by our company or any third party. With respect to the information contained in this product specification, we make no explicit or implied warranties, including but not limited to the accuracy of the specification, its fitness for commercial use, suitability for specific purposes, or non-infringement of our company's or any third party's intellectual property. We also do not assume any responsibility for any incidental or consequential losses related to this specification document and its use.

We do not assume any obligations regarding application assistance or customer product design. Customers are responsible for their own use of our company's products and applications. In order to minimize risks associated with customer products and applications, customers should provide thorough design and operational safety validation.

The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Once discovered, the company will pursue its legal responsibility according to law and compensate for all losses caused to the company.

Please note that the product is used within the conditions described in this document, paying particular attention to the absolute maximum rating, operating voltage range, and electrical characteristics. The Company shall not be liable for any damage caused by malfunctions, accidents, etc. caused by the use of the product outside the conditions stated in this document.

Division I has been committed to improving the quality and reliability of products, but all semiconductor products have a certain probability of failure, which may lead to some personal accidents, fire accidents, etc. When designing products, pay full attention to redundancy design and adopt safety indicators, so as to avoid accidents.

When using our chips to produce products, Division I shall not be liable for any patent dispute arising from the use of the chip in the product, the specification of the product, or the country of import, etc., in the event of a patent dispute over the products including the chip.